The Community for Technology Leaders
Green Image
Issue No. 07 - July (2005 vol. 54)
ISSN: 0018-9340
pp: 785-787
On behalf of the IEEE Computer Society and the Editorial Board of this journal, I wish to thank the following people, who have retired from the board, for their service: Sanjoy Baruah, Neil Burgess, Chita Das, Shahram Latifi, Ran Libeskind-Hadas, J.C. Lo, and Dhananjay Phatak. It has been an honor and a pleasure working with them. I would like to take this opportunity to thank them for the selfless service they have given these transactions during all these years. It is only with the work of dedicated volunteers such as these that we have been able to continue offering the scientific community the high quality papers which remain the trademark of the IEEE Transactions on Computers.
At the same time, I am pleased to welcome Phillip B. Gibbons, Patrick Girard, Virgil D. Gligor, Maya Gokhale, John Lach, and Xiaodong Zhang who are now joining the Editorial Board. Their biographical sketches highlight their accom-plishments and areas of expertise. They are all internationally recognized in their fields and the journal is fortunate indeed to have these outstanding researchers as members of the Editorial Board.
Phillip B. Gibbbons will help us handle papers in several important areas: theory of computing systems, including algorithms and formal analysis papers that are tied to real systems problems of the present or near future, with a particular emphasis on problems arising in database systems, distributed systems, sensor networks, and multiprocessor systems, and in issues of dealing with large (streaming) data sets. Patrick Girard will help us handle papers in several important areas in digital testing, including fault simulation, memory testing, power issues in testing, test of embedded cores and system-on-chip, test synthesis and synthesis for testability. Virgil D. Gligor will help us handle papers in the broad area of computer security. Maya Gokhale will help us handle papers in several important areas, including computer organization and archi-tecture, systems software, embedded reconfigurable systems, reliability and fault management, and case studies. John Lach will help us handle papers in several important areas, including embedded systems (especially adaptable and real-time systems), defect and fault tolerance, yield and reliability-aware design, safety critical computing, temperature-aware computing and design, general-purpose and application-specific architecture and circuit design, biomedical applications of computing, QCA circuit and architecture design, and VLSI CAD. Xiaodong Zhang will help us handle papers in several important areas, including parallel and distributed systems, high-performance computing, and computer architecture.
Viktor K. Prasanna

For information on obtaining reprints of this article, please send e-mail to:

Phillip B. Gibbons received the AB degree in mathematics from Dartmouth College in 1983 and the PhD degree in computer science from the University of California at Berkeley in 1989. He is a principal research scientist at Intel Research Pittsburgh, which he joined in 2001 after 11 years at (AT&T and Lucent) Bell Laboratories. He has published more than 60 papers in highly-selective conferences and journals and holds 15 patents. He is currently on the editorial board for the Journal of the ACM and he is conference chair for the ACM Symposium on Parallelism in Algorithms and Architectures. He was previously on the editorial board for the IEEE Transactions on Parallel and Distributed Systems. He has served on the program committees for more than 25 international conferences in parallel computing, databases and sensor networks. He is also an adjunct professor in the Computer Science Departments at Carnegie Mellon University and the University of Pittsburgh.

Patrick Girard received the MS degree in electrical engineering and the PhD degree in microelectronics from the University of Montpellier, France, in 1988 and 1992, respectively. He is currently a researcher at CNRS (French National Center for Scientific Research), and works in the Microelectronics Department of the LIRMM (Laboratory of Informatics, Robotics, and Microelectronics of Montpellier, France). He is the editor-in-chief of the ASP Journal of Low Power Electronics and an associate editor of the CISP Journal of Embedded Computing. He is on the technical program committee of the ACM/IEEE Design Automation Conference (DAC), ACM/IEEE Design Automation and Test in Europe (DATE), IFIP VLSI-SOC Con-ference, IEEE European Test Symposium (ETS), IEEE International On-Line Testing Symposium (IOLTS), IEEE Reconfigurable Architecture Workshop (RAW), and IEEE International Workshop on Power and Timing Modeling, Optimization, and Simulation (PATMOS). He will serve as program vice-chair for the International Conference on Embedded and Ubiquitous Computing in 2005 and as program chair for the IEEE International Workshop on Electronic Design, Test & Applications (DELTA) in 2006. He has been involved in several European research projects (ESPRIT III ATSEC, EUREKA MEDEA, MEDEA+ ASSOCIATE, IST MARLOW, MEDEA+ NanoTEST) and has managed several industrial research con-tracts. His research interests include various aspects of digital testing, with special emphasis on DfT, BIST, diagnosis, delay testing, FPGA testing, power-aware testing, and memory testing. He has published one book, 22 journal papers, and more than 80 conference and symposium papers on these fields.

Virgil D. Gligor received the BSc, MSc, and PhD degrees from the University of California at Berkeley. He has been at the University of Maryland since 1976 and is currently a professor of electrical and computer engineering. For nearly 30 years, his research interests have ranged from access control mechanisms, penetration analysis, and denial-of-service protection to cryptographic protocols and applied cryptography. He was a consultant to Burroughs (1977-1981) and IBM (1984-1999) Corporations and is currently serving on Microsoft's Trusted Computing Academic Advisory Board. He served the profession as the chair or cochair of several conferences and symposia, including the IEEE Security and Privacy Symposium, Internet Society's Network and Distributed Systems Security Symposium, IEEE Dependable Computing for Critical Applications, and IEEE-ACM Symposium on Reliability in Distributed Software and Databases. He received the outstanding paper award at the 1988 IEEE Symposium on Security and Privacy. He was a member of several US government INFOSEC Study Groups that set research agendas in information security, and served on a National Research Council panel on information security. He was an editorial board member of Information Systems (1984-1994), Journal of Computer Security (1991-2000), and is currently an editorial board member of the ACM Transactions on Information System Security and of the IEEE Transactions on Dependable and Secure Computing.

Maya Gokhale received the PhD degree from the University of Pennsylvania in computer and information sciences in 1983 and has held positions in industry (Unisys, Hewlett-Packard, Sarnoff Corporation), academia (University of Delaware), and federal research labs (IDA, Los Alamos National Laboratory). She is a project leader in the Computer and Computational Science Division of Los Alamos National Laboratory. Her research interests include reconfigurable com-puting with FPGAs, high-performance computing, parallel languages, and embeddable architectures. She is the author of the book Reconfigurable Computing: Accelerating Computation with FPGAs. She is on the program committees of the IEEE Field-Programmable Custom Computing Machines (FCCM) Symposium, the Engineering of Reconfigurable Systems and Applications (ERSA) Conference (associate editor 2002-2004), and High Performance Embedded Computing (HPEC) Workshop. She has given tutorials on high-level languages for FPGAs at ICCAD and the SC 'XY supercomputing conferences. She is chair (acting) of the Los Alamos Chapter of the IEEE Computer Society and is a senior member of the IEEE.

John Lach received the BS degree (1996) from Stanford University and the MS (1998) and PhD (2000) degrees in electrical engineering from the University of California at Los Angeles (UCLA). While at UCLA, he twice received the School of Engineering and Applied Sciences Dean's Award. Since 2000, he has been an assistant professor in the Charles L. Brown Electrical and Computer Engineering Department at the University of Virginia. He received the 2001-2002 University of Virginia Teaching Fellowship and the 2002-2003 Electrical and Computer Engineering New Faculty Teaching Award. He is the general chair of GLSVLSI 2005 and served as that conference's Technical Program Committee cochair and publicity chair in 2004 and 2003, respectively. He is on the Technical Program Committees for CASES, GLSVLSI, ICCD, and MAPLD, and he served as the guest editor for a special issue of the ACM Transactions on Embedded Computing Systems. He has been the PI or co-PI on more than seven grants and has published more than 35 papers. His primary research interests include dynamically adaptable and real-time embedded systems, CAD techniques for VLSI, general purpose and application specific processor design, intellectual property protection, and wearable technologies for aged independence. He is a member of the IEEE, ACM, IEEE Computer Society, IEEE Circuits and Systems Society, IEEE VLSI Systems and Applications Technical Committee, ACM SIGDA, and Eta Kappa Nu.

Xiaodong Zhang received the PhD degree in computer science from the University of Colorado at Boulder in 1989. He is the Lettie Pate Evans Professor of Computer Science and the department chair at the College of William and Mary. He was the program director of Advanced Computational Research at the US National Science Foundation from 2001 to 2004. He has served on the editorial board of the IEEE Transactions on Parallel and Distributed Systems and currently is an associate editor of IEEE Micro. His research interests are in the area of high-performance and distributed computing and systems, and computer architecture.
77 ms
(Ver 3.3 (11022016))