Issue No. 04 - April (2005 vol. 54)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2005.61
Danil Sokolov , IEEE
Julian Murphy , IEEE
Alexander Bystrov , IEEE
Alex Yakovlev , IEEE
Dual-rail encoding, return-to-spacer protocol, and hazard-free logic can be used to resist power analysis attacks by making energy consumed per clock cycle independent of processed data. Standard dual-rail logic uses a protocol with a single spacer, e.g., all-zeros, which gives rise to energy balancing problems. We address these problems by incorporating two spacers; the spacers alternate between adjacent clock cycles. This guarantees that all gates switch in every clock cycle regardless of the transmitted data values. To generate these dual-rail circuits, an automated tool has been developed. It is capable of converting synchronous netlists into dual-rail circuits and it is interfaced to industry CAD tools. Dual-rail and single-rail benchmarks based upon the Advanced Encryption Standard (AES) have been simulated and compared in order to evaluate the method and the tool.
Alternating spacer protocol, cryptography, design automation, dual-rail encoding, hardware security, hazard-free design, power analysis.
A. Yakovlev, D. Sokolov, A. Bystrov and J. Murphy, "Design and Analysis of Dual-Rail Circuits for Security Applications," in IEEE Transactions on Computers, vol. 54, no. , pp. 449-460, 2005.