Issue No. 11 - November (2004 vol. 53)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2004.101
Pedro C. Diniz , IEEE
K.R. Shesha Shayee , IEEE
Joonseok Park , IEEE
Selecting which program transformations to apply when mapping computations to FPGA-based computing architectures can lead to prohibitively long design space exploration cycles. An alternative is to develop fast, yet accurate, performance and area models to quickly understand the impact and interaction of the transformations. In this paper, we present a combined analytical performance and area modeling approach for complete FPGA designs in the presence of loop transformations. Our approach takes into account the impact of input/output memory bandwidth and memory interface resources, often the limiting factor in the effective implementation of computations. Our preliminary results reveal that our modeling is very accurate, being therefore amenable to be used in a compiler tool to quickly explore very large design spaces.
Performance analysis and modeling, loop transformations and high-level synthesis, configurable computing, Field-Programmable-Gate-Arrays (FPGAs).
Pedro C. Diniz, K.R. Shesha Shayee, Joonseok Park, "Performance and Area Modeling of Complete FPGA Designs in the Presence of Loop Transformations", IEEE Transactions on Computers, vol. 53, no. , pp. 1420-1435, November 2004, doi:10.1109/TC.2004.101