The Community for Technology Leaders
Green Image
Issue No. 05 - May (2002 vol. 51)
ISSN: 0018-9340
pp: 449-459
<p>System-on-a-chip (SOC) designs present a number of unique testability challenges to system integrators. Test access to embedded cores often requires dedicated test access mechanisms (TAMs). We present an improved approach for designing efficient TAMs and investigate the problems of improved deserialization of test data in the core wrapper, optimal test bus sizing, and optimal assignment of cores to test buses in the system. Place-and-route and power constraints are incorporated in the model. This work represents an important first step towards combining TAM design with efficient wrapper design for test data deserialization. Experimental results demonstrate that the proposed TAM optimization methodology provides efficient test bus designs for minimizing the testing time.</p>
Core-based systems, embedded core testing, integer linear programming, linearization, test access mechanism (TAM), test bus, testing time

V. Iyengar and K. Chakrabarty, "Test Bus Sizing for System-on-a-Chip," in IEEE Transactions on Computers, vol. 51, no. , pp. 449-459, 2002.
86 ms
(Ver 3.3 (11022016))