MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications
Issue No. 05 - May (2000 vol. 49)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.859540
<p><b>Abstract</b>—This paper introduces <it>MorphoSys</it>, a reconfigurable computing system developed to investigate the effectiveness of combining reconfigurable hardware with general-purpose processors for word-level, computation-intensive applications. <it>MorphoSys</it> is a coarse-grain, integrated, and reconfigurable system-on-chip, targeted at high-throughput and data-parallel applications. It is comprised of a reconfigurable array of processing cells, a modified RISC processor core, and an efficient memory interface unit. This paper describes the MorphoSys architecture, including the reconfigurable processor array, the control processor, and data and configuration memories. The suitability of MorphoSys for the target application domain is then illustrated with examples such as video compression, data encryption and target recognition. Performance evaluation of these applications indicates improvements of up to an <it>order of magnitude</it> (or more) on MorphoSys, in comparison with other systems.</p>
Reconfigurable systems, reconfigurable cell array, Single Instruction Multiple Data, dynamic reconfiguration, target recognition, bit-correlation, multimedia applications, video compression, MPEG-2, data encryption.
Hartej Singh, Ming-Hau Lee, Guangming Lu, Fadi J. Kurdahi, Nader Bagherzadeh, Eliseu M. Chaves Filho, "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications", IEEE Transactions on Computers, vol. 49, no. , pp. 465-481, May 2000, doi:10.1109/12.859540