Issue No. 01 - January (1999 vol. 48)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.743413
<p><b>Abstract</b>—An efficient parallel adder under left-to-right input arrival is proposed. Making full use of the delay of the input arrival, it produces the sum within a small constant delay after the arrival of the final bits. Its amount of hardware is proportional to the operand length. It can be applied to the quotient conversion in an array divider.</p>
Arithmetic circuit, adder, on-the-fly conversion, divider.
Naofumi Takagi, Takashi Horiyama, "A High-Speed Reduced-Size Adder Under Left-to-Right Input Arrival", IEEE Transactions on Computers, vol. 48, no. , pp. 76-80, January 1999, doi:10.1109/12.743413