Issue No.08 - August (1998 vol.47)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.707585
<p><b>Abstract</b>—We present an algorithm to derive logic systems for various classes of path delay test problems. In these logic systems, the value of a signal represents the relevant conditions that occur during a set of consecutively applied vectors. Starting from a set of basic values for valid signals at primary inputs, a state transition graph is constructed to enumerate all possible signal states relevant to path activation that are reachable by Boolean operations. These states include all incompletely specified states, composed as combinations of basic values. A distinguishability analysis then finds all state-pairs that need to be distinguished during test generation. The final step minimizes the number of states. For forward and backward implications of test generation in combinational or sequential circuits, the procedure provides optimal logic systems. We define optimality as the smallest set of logic states that provides the least possible ambiguity in implications. Thus, an optimal set of logic states will minimize the number of backtracks in test generation. A 10-valued logic described in the literature is found to be optimal for generating tests for single path delay faults. Other problems addressed in this paper include compact test generation through activation of many single path delay faults, test generation for rated-clock test application, and test generation for multiple path delay faults. The limitations and capabilities of various logic systems are illustrated by examples.</p>
Delay testing, digital test, multivalued logic, path delay faults, simulation, timing analysis.
Soumitra Bose, Prathima Agrawal, Vishwani D. Agrawal, "Deriving Logic Systems for Path Delay Test Generation", IEEE Transactions on Computers, vol.47, no. 8, pp. 829-846, August 1998, doi:10.1109/12.707585