Issue No. 06 - June (1998 vol. 47)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.689650
<p><b>Abstract</b>—The design of the memory hierarchy is crucial to the performance of high performance computer systems. The incorporation of multiple levels of caches into the memory hierarchy is known to increase the performance of high end machines, but the development of architectural prototypes of various memory hierarchy designs is costly and time consuming. In this paper, we will describe a single pass method used in combination with trace sampling techniques to produce a fast and accurate approach for simulating multiple sizes of caches simultaneously.</p>
Performance analysis, sampling techniques, single pass algorithms, stacking algorithms, trace-driven simulation.
M. A. Hirsch, W. W. Hwu and T. M. Conte, "Combining Trace Sampling with Single Pass Methods for Efficient Cache Simulation," in IEEE Transactions on Computers, vol. 47, no. , pp. 714-720, 1998.