A Tabular Method for Guard Strengthening, Symmetrization, and Operator Reduction for Martin's Asynchronous Design Methodology
Issue No. 09 - September (1997 vol. 46)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.620487
<p><b>Abstract</b>—We introduce a tabular method to perform the last two of the four phases of Martin's compilation process for asynchronous circuit design. The method is then demonstrated with three examples, illustrating that our systematic method is very straightforward, flexible, and convenient to apply, and, hence, it lends itself to automatic compilation.</p>
Asynchronous sequential circuits, delay insensitive circuits, formal program transformation, guarded commands, self-timed logic, signal transition graphs (STG), speed independent circuits.
K. Eshraghian, N. Tabrizi and M. J. Liebelt, "A Tabular Method for Guard Strengthening, Symmetrization, and Operator Reduction for Martin's Asynchronous Design Methodology," in IEEE Transactions on Computers, vol. 46, no. , pp. 1050-1054, 1997.