Issue No. 12 - December (1996 vol. 45)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.545970
<p><b>Abstract</b>—We propose a very simple and fast CAD tool to check whether a binary counter can reproduce a predetermined set of test patterns in a reasonable time. Given a test matrix <it>T</it>, the tool uses column merging, complementation, and permutation so that the distance between the starting and the finishing vector of the corresponding counter is minimized. The hardware overhead of the proposed approach is by far lower than that of any other existing approach. Although it is computationally difficult (NP-hard) to obtain the absolute minimum distance, we present an algorithm which in the absence of don't cares in the test matrix, finds an appropriate column merging, complementation, and permutation that guarantees the distance is never more than twice as large as the best possible. In the presence of don't cares, the latter algorithm forms the basis of a powerful heuristic. Experiments on various test sets on benchmark circuits show that the <it>exact</it> number of clock cycles needed for a binary counter to reproduce all the patterns for the hard-to-detect faults compares favorably with the <it>expected</it> number yielded by existing Weighted Random LFSR-based approaches which have significantly higher hardware overhead.</p>
Built-in self-test, test pattern generation, deterministic test set, binary counter, binary matrix column permutations.
D. Kagaris, A. Majumdar and S. Tragoudas, "On the Use of Counters for Reproducing Deterministic Test Sets," in IEEE Transactions on Computers, vol. 45, no. , pp. 1405-1419, 1996.