The Community for Technology Leaders
Green Image
<p><b>Abstract</b>—To develop better ROM BIST techniques we first experimentally surveyed cell faults, word-line faults, bit-line faults, delay faults and other types of faults occurring in 1,000 faulty mask ROM chips. We found that most of the stuck-at faults were within a single mat. We then theoretically analyzed the aliasing probability for a mask ROM containing a fault or faults within a single mat. To experimentally evaluate BIST aliasing errors we implemented six MISRs on a custom board and observed actual aliasing errors. The experimentally measured aliasing probabilities agreed with the probabilities derived theoretically. No aliasing error occurred for the 16-stage, 8-input MISR.</p>
Built-in self-test, mask ROM, experimental faults analysis, aliasing probability, MISRs.
Kazuhiko Iwasaki, Shigeo Nakamura, "Aliasing Error for a Mask ROM Built-In Self-Test", IEEE Transactions on Computers, vol. 45, no. , pp. 270-277, March 1996, doi:10.1109/12.485566
107 ms
(Ver 3.1 (10032016))