Issue No. 10 - October (1995 vol. 44)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.467702
<p><it>Abstract</it>—Arithmetic unit design is a key issue when supporting the computational requirements of neural networks. However, there is little quantitative evidence from the study of existing neural accelerators to help choose between arithmetic constructs. This paper presents an assessment of the cost-performance trade-offs between arithmetic constructs for linear neural accelerators.</p>
Neural networks, linear array accelerators, arithmetic constructs, instruction set measurements, cost/performance trade-offs.
S.r. Jones, K.m. Sammut, "Arithmetic Unit Design for Neural Accelerators: Cost Performance Issues", IEEE Transactions on Computers, vol. 44, no. , pp. 1256-1260, October 1995, doi:10.1109/12.467702