Issue No. 08 - August (1995 vol. 44)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.403712
<p><it>Abstract</it>—In this paper, a new design technique for column-compression (CC) multipliers is presented. Constraints for column compression with full and half adders are analyzed and, under these constraints, considerable flexibility for implementation of the CC multiplier, including the allocation of adders, and choosing the length of the final fast adder, is exploited. Using the example of an 8 × 8 bit CC multiplier, we show that architectures obtained from this new design technique are more area efficient, and have shorter interconnections than the classical Dadda CC multiplier. We finally show that our new technique is also suitable for the design of twos complement multipliers.</p>
Multipliers, column compression techniques, Dadda multiplier, twos complement multiplier.
Graham A. Jullien, Zhongde Wang, William C. Miller, "A New Design Technique for Column Compression Multipliers", IEEE Transactions on Computers, vol. 44, no. , pp. 962-970, August 1995, doi:10.1109/12.403712