Issue No. 02 - February (1995 vol. 44)

ISSN: 0018-9340

pp: 223-233

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.364534

ABSTRACT

<p><it>Abstract—</it>In this paper, we propose a new scheme for Built-In Test (BIT) that uses Multiple-polynomial Linear Feedback Shift Registers (MP-LFSR's). The same MP-LFSR that generates random patterns to cover easy to test faults is loaded with seeds to generate deterministic vectors for difficult to test faults. The seeds are obtained by solving systems of linear equations involving the seed variables for the positions where the test cubes have specified values. We demonstrate that MP-LFSR's produce sequences with significantly reduced probability of linear dependence compared to single polynomial LFSR's. We present a general method to determine the probability of encoding as a function of the number of specified bits in the test cube, the length of the LFSR and the number of polynomials. Theoretical analysis and experiments show that the probability of encoding a test cube with <math><tmath>s</tmath></math> specified bits in an <math><tmath>s</tmath></math>-stage LFSR with 16 polynomials is 1–10<math><tmath>^{-6}.</tmath></math> We then present the new BIT scheme that allows for an efficient encoding of the entire test set. Here the seeds are grouped according to the polynomial they use and an implicit polynomial identification reduces the number of extra bits per seed to one bit. The paper also shows methods of processing the entire test set consisting of test cubes with varied number of specified bits. Experimental results show the tradeoffs between test data storage and test application time while maintaining complete fault coverage.</p><p><it>Index Terms—</it>Built-In Test, hardware test pattern generators, input test data compression and decompression, multiple-polynomial LFSR, reseeding, scan design.</p>

INDEX TERMS

CITATION

Janusz Rajski, Sybille Hellebrand, Srikanth Venkataraman, Bernard Courtois, Steffen Tarnick, "Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers",

*IEEE Transactions on Computers*, vol. 44, no. , pp. 223-233, February 1995, doi:10.1109/12.364534SEARCH