The Community for Technology Leaders
Green Image
ABSTRACT
<p><it>Abstract—</it>This brief contribution proposes a new class of systolic-arrays to perform Binary Reed–Solomon (RS) decoding procedures including erasure correction. Such RS decoder is suitable for VLSI implementation since the arrays consist of simple processing elements of the same type.</p><p><it>Index—</it>Error and erasure correction, high-speed processing, Reed–Solomon decoder, systolic-array, VLSI implementation</p>
INDEX TERMS
CITATION
Keiichi Iwamura, Yasunori Dohi, Hideki Imai, "A Design of Reed-Solomon Decoder with Systolic-Array Structure", IEEE Transactions on Computers, vol. 44, no. , pp. 118-122, January 1995, doi:10.1109/12.368005
102 ms
(Ver 3.1 (10032016))