Issue No. 12 - December (1994 vol. 43)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.338101
<p>The solution of tridiagonal systems is a topic of great interest in many areas of numerical analysis. Several algorithms have recently been proposed for solving triadiagonal systems based on the Divide and Conquer (DC) strategy. In this work we propose a unified parallel architecture for DC algorithms which present the data flows of the Successive Doubling, Recursive Doubling and Parallel Cyclic Reduction methods. The architecture is based in the perfect unshuffle permutation, which transforms these data flows into a constant geometry one. The partition of the data arises in a natural manner, giving way to a systolic data flow with a wired control section. We conclude that the constant geometry Cyclic Reduction architecture is the most appropriate one for solving tridiagonal systems and, from the point of view of integration in VLSI technology, is the one which uses the least amount of area and the smallest number of pins.</p>
parallel architectures; divide and conquer methods; unified architecture; divide and conquer based tridiagonal system solvers; unified parallel architecture; Successive Doubling; Recursive Doubling; Parallel Cyclic Reduction methods; systolic data flow; wired control section; constant geometry cyclic reduction architecture; VLSI.
J. Lopez, E.L. Zapata, "Unified Architecture for Divide and Conquer Based Tridiagonal System Solvers", IEEE Transactions on Computers, vol. 43, no. , pp. 1413-1425, December 1994, doi:10.1109/12.338101