The Hyeti Defect Tolerant Microprocessor: A Practical Experiment and its Cost-Effectiveness Analysis
Issue No. 12 - December (1994 vol. 43)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.338099
<p>This paper summarizes a practical experiment in designing a defect tolerant microprocessor and presents the underlying principles. Unlike memory integrated circuits, microprocessors have an irregular structure which complicates both the task of incorporating redundancy for defect tolerance in the design and the task of analyzing the resulting yield increase. The main goal of this paper is to present the detailed yield analysis of a defect tolerant microprocessor with an irregular structure which has been successfully fabricated. The approaches employed for achieving the goal of yield enhancement in the data path and the control part of the microprocessor are described first. Then, the yield enhancement due to the incorporated redundancy is analyzed. Finally, some practical and theoretical conclusions are drawn.</p>
redundancy; circuit optimisation; integrated circuit yield; fault tolerant computing; microprocessor chips; Hyeti defect tolerant microprocessor; cost-effectiveness analysis; redundancy; yield enhancement.
R. Leveugle, G. Saucier, N. Wehn, I. Koren, Z. Koren, "The Hyeti Defect Tolerant Microprocessor: A Practical Experiment and its Cost-Effectiveness Analysis", IEEE Transactions on Computers, vol. 43, no. , pp. 1398-1406, December 1994, doi:10.1109/12.338099