Issue No. 10 - October (1994 vol. 43)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.324539
<p>Decoupled computer architectures partition the memory access and execute functions in a computer program and achieve high-performance by exploiting the fine-grain parallelism between the two. These architectures make use of an access processor to perform the data fetch ahead of demand by the execute process and hence are often less sensitive to memory access delays than conventional architectures. Past performance studies of decoupled computers used memory systems that are interleaved or pipelined, and in those studies, latency effects were partially hidden due to interleaving. A detailed simulation study of the latency effects in decoupled computers is undertaken in this paper. Decoupled architecture performance is compared to single processors with caches. The memory latency sensitivity of cache based uniprocessors and decoupled systems is studied. Simulations are performed to determine the significance of data caches in a decoupled architecture. It is observed that decoupled architectures can reduce the peak memory bandwidth requirement, but not the total bandwidth, whereas data caches can reduce the total bandwidth by capturing locality. It may be concluded that despite their capability to partially mask the effects of memory latency, decoupled architectures still need a data cache.</p>
computer architecture; buffer storage; digital simulation; performance evaluation; memory latency effects; decoupled architectures; fine-grain parallelism; memory access delays; performance studies; interleaving; simulation study; cache based uniprocessors; decoupled systems.
L.D. Coraor, L. Kurian, P.T. Hulina, "Memory Latency Effects in Decoupled Architectures", IEEE Transactions on Computers, vol. 43, no. , pp. 1129-1139, October 1994, doi:10.1109/12.324539