Issue No. 06 - June (1994 vol. 43)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.286305
<p>RAM decoders are designed with a view to minimize the overall silicon area and critical path lengths. This can result in designs in which-physically adjacent rows (and columns) are not logically adjacent. Even if physically adjacent rows (and columns) are logically adjacent, there are other issues that preclude the possibility of identical physical and logical addresses. State-of-the-art memory chips are designed with spare rows and spare columns for reconfiguration purposes. After a memory chip is reconfigured, physically adjacent cells may no longer have consecutive logical addresses. Test algorithms used at later stages for the detection of physical neighborhood pattern sensitive faults have to consider the fact that the address mapping of the memory chip is no longer available. We present test algorithms to detect 5-cell and 9-cell physical neighborhood pattern sensitive faults and arbitrary 3-coupling faults, even if the logical and physical addresses are different and the physical-to-logical address mapping is not available. These algorithms have test lengths of O(N[log/sub 3/N]/sup 4/) and O(N[log/sub 3/N]/sup 2/), respectively, for N-bit RAMs, and are especially suited for testing reconfigured DRAMs. They also detect other conventional faults such as stuck-at faults and decoder faults. These test algorithms are based on efficiently identifying all triplets of objects among a group of n objects. We formulated this triplet identification problem as a hypergraph coloring problem, and developed an efficient 3-coloring algorithm that colors the n vertices of a complete uniform hypergraph of rank 3 such that each edge of the hypergraph is trichromatically colored in at most [log/sub 3/n]/sup 2/ coloring steps.</p>
graph colouring; redundancy; DRAM chips; integrated memory circuits; computational complexity; random-access storage; reconfigurable architectures; logic testing; hypergraph coloring; reconfigured RAM testing; RAM decoders; silicon area; critical path lengths; memory chips; physical neighborhood pattern sensitive faults; test algorithms; test lengths; reconfigured DRAMs; stuck-at faults; decoder faults.
K. Saluja and M. Franklin, "Hypergraph Coloring and Reconfigured RAM Testing," in IEEE Transactions on Computers, vol. 43, no. , pp. 725-736, 1994.