Issue No. 10 - October (1993 vol. 42)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.257701
<p>Parallel accesses to the table lookaside buffer (TLB) and cache array are crucial for high-performance computer systems, and the choice of cache types is one of the most important factors affecting cache performance. The authors classify caches according to both index and tag. Since both index and tag could be either virtual (V) or real (R), their classification results in four combinations or cache types. The real address caches with virtual tags for high-performance computer systems in this study are prediction-based, since index bins are generated from a small array and predictions could be false. As a result, they also discuss and evaluate real address MRU caches with real tags, and propose virtually indexed MRU caches with real tags. Each of the four cache types and MRU caches are discussed and evaluated using trace-driven simulation. The results show that a virtually indexed MRU cache with real tags is a good choice for high-performance computer systems.</p>
cache types; table lookaside buffer; high-performance computer; cache array; index; tag; virtual; real; prediction-based; buffer storage; performance evaluation.
C. Wu, Y. Liu and Y. Hsu, "A Quantitative Evaluation of Cache Types for High-Performance Computer Systems," in IEEE Transactions on Computers, vol. 42, no. , pp. 1154-1162, 1993.