The Community for Technology Leaders
Green Image
<p> A new serial-in serial-out systolic array is presented for performing the element inversion in GF(2/sup m/) with the standard basis representation. The architecture is highly regular, modular, nearest neighbor connected, and thus well suited to VLSI implementation, It has a latency of 7m-3 clock cycles and a throughput rate of one result per 2m)-1 clock cycles. This speed performance is much better than those of the previous implementations. Without change in hardware design, the proposed inversion array can be directly used for computing the division in GF(2/sup m/).</p>
systolic architecture; inverses; divisions; finite fields; VLSI implementation; speed performance; inverse problems; systolic arrays; VLSI.

C. Wang and J. Lin, "A Systolic Architecture for Computing Inverses and Divisions in Finite Fields GF(2/sup m/)," in IEEE Transactions on Computers, vol. 42, no. , pp. 1141-1146, 1993.
88 ms
(Ver 3.3 (11022016))