Issue No. 06 - June (1993 vol. 42)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.277287
<p>Hardware is described for implementing the fast modular multiplication algorithm developed by P.L. Montgomery (1985). Comparison with previous techniques shows that this algorithm is up to twice as fast as the best currently available and is more suitable for alternative architectures. The gain in speed arises from the faster clock that results from simpler combinational logic.</p>
hardware implementation; Montgomery's modular multiplication; fast modular multiplication; digital arithmetic; multiplying circuits.
C.D. Walter, S.E. Eldridge, "Hardware Implementation of Montgomery's Modular Multiplication Algorithm", IEEE Transactions on Computers, vol. 42, no. , pp. 693-699, June 1993, doi:10.1109/12.277287