Issue No. 06 - June (1992 vol. 41)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.144624
<p>Small n*n switches are key components of interconnection networks used in multiprocessors and multicomputers. The architecture of these n*n switches, particularly their internal buffers, is critical for achieving high-throughput low-latency communication with cost-effective implementations. Several buffer structures are discussed and compared in terms of implementation complexity, inter-switch handshaking requirements, and their ability to deal with variations in traffic patterns and message lengths. A design for buffers that provide non-FIFO message handling and efficient storage allocation for variable size packets using linked lists managed by a simple on-chip controller is presented. The new buffer design is evaluated by comparing it to several alternative designs in the context of a multistage interconnection network. The modeling and simulation show that the new buffer outperforms alternative buffers and can thus be used to improve the performance of a wide variety of systems currently using less efficient buffers.</p>
multi-queue buffers; interconnection networks; multiprocessors; low-latency communication; buffer structures; implementation complexity; buffer storage; multiprocessor interconnection networks.
Y. Tamir, G.L. Frazier, "Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches", IEEE Transactions on Computers, vol. 41, no. , pp. 725-737, June 1992, doi:10.1109/12.144624