Issue No. 01 - January (1992 vol. 41)

ISSN: 0018-9340

pp: 97-103

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.123384

ABSTRACT

<p> The authors formally define a distributed-memory parallel architecture called the pipelined hypercube. A coarse-grained parallel sorting algorithm that can be mapped efficiently on such an architecture is also presented. The pipelined hypercube has a more powerful communication mechanism than the traditional binary code architecture, in that it permits communication of blocks of data between processing elements (PEs) to be performed in a pipelined manner. Certain data communication problems which would probably be serialized on the binary code architecture, can be performed optimally on the pipelined hypercube. The sorting algorithm can be mapped efficiently onto a pipelined hypercube of P PEs. It sorts N data items, initially distributed among the PEs, in time O((N log N/P)+log/sup 2/ P), thereby achieving linear speedup when P is O(N/log N).</p>

INDEX TERMS

linear speedup; pipelined hypercube; distributed-memory parallel architecture; coarse-grained parallel sorting algorithm; communication mechanism; processing elements; data communication problems; binary code architecture; parallel architectures; sorting.

CITATION

K. Doshi, P.J. Varman, "Sorting with Linear Speedup on a Pipelined Hypercube",

*IEEE Transactions on Computers*, vol. 41, no. , pp. 97-103, January 1992, doi:10.1109/12.123384