Issue No. 06 - June (1991 vol. 40)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.90256
<p>The hardware design of a circuit capable of producing digit reversed sequences for radix-2, radix-4, and mixed radix-2/4 fast Fourier transform (FFT) algorithms is presented in detail. The design requires selectively routing the output of a binary counter to the output address pointer used during the execution of the FFT. The digit reversed counter is capable of generating address sequences for fast sequences for fast Fourier transforms varying in size from 4 to 64 K data points.</p>
digit reversed address sequences generation; fast Fourier transforms; hardware design; radix-2; radix-4; binary counter; address sequences; computerised signal processing; fast Fourier transforms.
T. Choinski and T. Tylaska, "Generation of Digit Reversed Address Sequences for Fast Fourier Transforms," in IEEE Transactions on Computers, vol. 40, no. , pp. 780-784, 1991.