Issue No.06 - June (1990 vol.39)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.53602
<p>It is shown that from an implementation point of view it is often the case that the chip area occupied by a VLSI signal processor is dominated and, therefore, largely determined by the area which must be devoted to multipliers. Therefore, signal processors which have high multiplier utilization (i.e. attain a higher throughput for a given number of multipliers) are of interest because it is possible for them to also attain good VLSI area utilization. Several signal processing architectures which have optimal multiplier utilization, are presented. These architectures are compared to several more conventional alternatives. It is also shown how the architectures achieve better multiplier utilization and, hence VLSI area utilization without suffering a degradation in utilization of other sources (e.g. adders and interconnect).</p>
VLSI signal processor; multipliers; signal processing architectures; adders; interconnect; digital signal processing chips; signal processing equipment; VLSI.
R.M. Owens, M.J. Irwin, "Being Stingy with Multipliers", IEEE Transactions on Computers, vol.39, no. 6, pp. 809-818, June 1990, doi:10.1109/12.53602