The Community for Technology Leaders
Green Image
Issue No. 09 - September (1988 vol. 37)
ISSN: 0018-9340
pp: 1113-1121
ABSTRACT
Considers the design of two well-known optimal time adders: the carry look-ahead adder and the conditional sum adder. It is shown that 6 log/sub 2/(n)-4 and 6 log/sub 2/(n)+2 test patterns suffice to completely test the n-bit carry look-ahead adder and the n-bit conditional sum adder with respect to the single stuck-at fault model (for a given set of basic cells). The results are considered per
INDEX TERMS
optimal time adders; carry look-ahead adder; conditional sum adder; VLSI chip; adders; integrated logic circuits; logic testing; VLSI.
CITATION
B. Becker, "Efficient Testing of Optimal Time Adders", IEEE Transactions on Computers, vol. 37, no. , pp. 1113-1121, September 1988, doi:10.1109/12.2262
91 ms
(Ver 3.3 (11022016))