The Community for Technology Leaders
Green Image
Issue No. 03 - March (1987 vol. 36)
ISSN: 0018-9340
pp: 365-369
P. Mazumder , Coordinated Science Laboratory, University of Illinois
This correspondence evaluates three types of static interconnection networks for VLSI implementation. The criteria of evaluation have been selected from three orthogonal aspects-physical (chip area and dissipation), computational speed (message delay and message density) and cost (chip yield, operational reliability and layout cost). The main feature of this paper is to augment the selection criteria for the interconnection networks from the classical AT2 metric and to provide results pertaining to realistic VLSI implementation.
VLSI implementation, Binary tree, cube connected cycles, static interconnection networks, two-dimensional meshes

P. Mazumder, "Evaluation of On-Chip Static Interconnection Networks," in IEEE Transactions on Computers, vol. 36, no. , pp. 365-369, 1987.
92 ms
(Ver 3.3 (11022016))