Subscribe

Issue No.02 - February (1987 vol.36)

pp: 157-166

null Hung Chi Lai , Fujitsu Microelectronics, Inc.

ABSTRACT

Design of logic networks, in single-rail input logic, with a minimum number of NOR gates for parity functions of an arbitrary number of variables is described. This is partly based on minimum networks for parity functions of a small number of variables which are designed by the integer programming logic design method. Although it is generally difficult to design minimum networks for functions of an arbitrarily large number of variables, we have previously designed minimum networks for adders of an arbitrary number of variables. The minimum networks for parity functions of an arbitrary number of variables discussed in this paper is another case. Many unique properties of minimum NOR networks for parity functions are shown. Minimum networks with NAND gates for parity functions can be easily obtained from those with NOR gates because of duality relationship between NAND and NOR.

INDEX TERMS

single-rail input logic, Integer programming, logic design, minimum networks, NAND gates, NOR gates, parity function

CITATION

null Hung Chi Lai, S. Muroga, "Logic Networks with a Minimum Number of NOR(NAND) Gates for Parity Functions of n Variables",

*IEEE Transactions on Computers*, vol.36, no. 2, pp. 157-166, February 1987, doi:10.1109/TC.1987.1676878