The Community for Technology Leaders
Green Image
Issue No. 10 - October (1986 vol. 35)
ISSN: 0018-9340
pp: 896-901
T. Rhyne , MCC
Bit-sequential algorithms for arithmetic processing are good candidates for VLSI signal processing circuits because of their canonical structure and minimal interconnection requirements. Several recent papers have dealt with algorithms that accept unsigned binary inputs, one bit at a time, least significant bit first, and produce an unsigned binary product in a bit-serial fashion.
VLSI signal processing circuits, Bit-sequential multiplication, Booth's algorithm, carry-save arithmetic, computer arithmetic
T. Rhyne, N.R., II Strader, "A Signed Bit-Sequential Multiplier", IEEE Transactions on Computers, vol. 35, no. , pp. 896-901, October 1986, doi:10.1109/TC.1986.1676680
94 ms
(Ver 3.3 (11022016))