The Community for Technology Leaders
Green Image
Issue No. 02 - February (1986 vol. 35)
ISSN: 0018-9340
pp: 167-170
null Mou Hu , Department of Communications, Shanghai Institute of Railway Technology
In this correspondence, a new scheme is proposed in which ternary clocking signals are used to replace binary clocking signals in VLSI scan-testing designs. This scheme has the same advantage of high testability as the binary scan method [1], but it eliminates the mode- selecting signal line. Since this mode-selecting line must be routed to each flip-flop in the binary scan scheme, the saving is significant in reducing the circuit interconnection complexity and chip area. This correspondence describes the new ternary scheme in detail, and also suggests appropriate circuit designs using CMOS technology. Furthermore, comparisons are made between ternary scan and binary scan [3] and between ternary scan and a scan scheme using binary with a local decoder [2].
VLSI, Multivalued signaling, scan design, ternary logic, testability
K.C. Smith, null Mou Hu, "Ternary Scan Design for VLSI Testability", IEEE Transactions on Computers, vol. 35, no. , pp. 167-170, February 1986, doi:10.1109/TC.1986.1676735
90 ms
(Ver 3.3 (11022016))