The Community for Technology Leaders
Green Image
Issue No. 01 - January (1986 vol. 35)
ISSN: 0018-9340
pp: 93
I. Koren , Department of Electrical Engineering, Technion?Israel Institute of Technology
The above paper<sup>1</sup>presents an approach to the design of fault- tolerant processor arrays. In Section IV of this paper (related work on fault-tolerant networks) the author criticizes a previously published approach presented by Koren [1] and by Gordon, Koren and Silberman [2]. In [1], an algorithm for structuring a linear array on a rectangular grid of processing elements (PE's), some of w
I. Koren, "Comments on "The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors"", IEEE Transactions on Computers, vol. 35, no. , pp. 93, January 1986, doi:10.1109/TC.1986.1676668
3657 ms
(Ver 3.3 (11022016))