This index covers all items—papers, correspondence, reviews, etc.—that appeared in this periodical during 1985, and items from prior years that were commented upon or corrected in 1985. The index is divided into an Author Index and a Subject Index, both arranged alphabetically.

The Author Index contains the primary entry for each item; this entry is listed under the name of the first author and includes coauthor names, title, location of the item, and notice of corrections and comments if any. Cross-references are given from each coauthor name to the name of the corresponding first author. The location of the item is specified by the journal name (abbreviated), year, month, and inclusive pages.

The Subject Index contains several entries for each item, each consisting of a subject heading, modifying phrase(s), first author's name—followed by + if the paper has coauthors—and enough information to locate the item. For coauthors, title, comments, and corrections if any, etc., it is necessary to refer to the primary entry in the Author Index. Subject cross-references are provided as required by the subject matter. Also provided whenever appropriate are listings under generic headings such as Bibliographies (for any paper with at least 50 references, as well as papers that are exclusively bibliographies), Book reviews, and Special issues.

AUTHOR INDEX

A

Abramovici, M., and P. R. Menon. A practical approach to fault simulation and test generation for bridging faults (Corresp.); T-C Jul 85 658–663
Agarwal, Vinod K., see Somani, Arun K., T-C Sep 85 841–852
Agarwal, Dharma P., and Ja-Song Leu. Dynamic accessibility testing and path length optimization of multistage interconnection networks; T-C Mar 85 255–266
Agarwal, Vishwanath D., see Jain, Sunil K., T-C May 85 426–433.
Agarwala, Ashok, see Woo, Nam Sung, T-C Aug 85 765–769
Aki, Selim G., see MacKinnon, Stephen J., T-C Sep 85 797–802
Al-Sadoun, Humoud B., see Mudge, Trevor N., T-C Oct 85 934–942
Ammar, M. M., see Wong, J. W., T-C Sep 85 863–866
An, Chae, H., see Lang, Jeffrey H., T-C May 85 475–483
Aoe, Junichiro, see Shimada, Ryosuke, T-C Nov 85 1050–1056
Aoki, Yoshinao, see Lo, Hao-Yung, T-C Aug 85 681–691
Arango, Mauricio, Hussein Badr, and David Gelernter. Staged circuit switching (Corresp.); T-C Feb 85 174–180
Arya, Siamak. An optimal instruction-scheduling model for a class of vector processors; T-C Nov 85 981–995
Ashtaputre, Sunil, and Carla D. Savage. Systolic arrays with embedded tree structures for connectivity problems (Corresp.); T-C May 85 483–484
Aspinwall, David B., and Yale N. Patt. Retrofitting the VAX-11/780 microarchitecture for IEEE floating point arithmetic—Implementation issues, measurements, and analysis; T-C Aug 85 692–708
Attilah, Mikhail J., and S. Rao Kosaraju. A generalized directory machine (Corresp.); T-C May 85 151–155
Attilah, Mikhail J. On symmetry detection (Corresp.); T-C Jul 85 663–666
Avizienis, Algis, see Raghavendra, C. S., T-C Jan 85 46–55

B

Badr, Hussein, see Arango, Mauricio, T-C Feb 85 174–180
Bae, Jean-Loup, see Kwan, Sai Choi, T-C Apr 85 383–387
Balabanian, Norman, see Oruc, A. Yavuz, T-C Aug 85 773–776
Bennett, A. Wayne, see Tucker, Jerry H., T-C Jan 85 78–81
Best, E., and F. Cristian. Comments, with reply, on ‘Self-stabilizing programs: The fault-tolerant capability of self-checking programs’ by A. Mili; T-C Jan 85 97–98 (Original paper, Jul 82 685–689)
Bhattacharya, Bhargab B., see Sinha, Bhabani P., T-C Feb 85 186–190
Bhuyan, Laxmi N., An analysis of processor-memory interconnection networks (Corresp.); T-C Mar 85 279–283
Bhuyan, Laxmi N., see Das, Chita R., T-C Oct 85 918–926
Bilardi, Gianfranco, and Franco P. Preparata. A minimum area VLSI network for O(log n) time sorting; T-C Apr 85 336–343

Biswas, Nirpendra N. On bit steering in the minimization of the control memory of microprogrammed processors (Corresp.); T-C Nov 85 1057–1061
Blaustein, Barbara T., see Sarin, Sunil K., T-C Dec 85 1158–1163
Bose, Bella, and Der Jei Lin. Systematic unidirectional error-detecting codes; T-C Nov 85 1026–1032
Burton, F. Warren. Speculative computation, parallelism, and functional programming (Corresp.); T-C Dec 85 1190–1193
Butler, Ricky W., see Krishna, C. M., T-C Aug 85 752–756

C

Calzarossa, Maria, and Giuseppe Serazzi. A characterization of the variation in time of workload arrival patterns; T-C Feb 85 156–162
Campbell, Michael L., see Gaudiot, Jean-Luc, T-C Dec 85 1072–1087
Cheng, Shengchung, see Stankovic, John A., T-C Dec 85 1130–1143
Cherkassky, Vladimir A., and Miroslaw Malek. On permutations of regular rectangular SW-banyans (Corresp.); T-C Jun 85 542–546
Chlamtac, Milos, and Itzhakh Baray. The shift X parity watch algorithm for raster scan displays (Corresp.); T-C Jul 85 666–673
Chu, Wesley W., and Joseph Hellerman. The exclusive-writer approach to updating replicated files in distributed processing systems; T-C Jun 85 489–500
Chughtai, M. Ashraf. Complete binary spanning trees of the eight nearest neighbor array (Corresp.); T-C Jun 85 547–549
Cohn, Martin. Counting sequences with large local distance (Corresp.); T-C Jul 85 562
Crammond, Jim. A comparative study of unification algorithms for OR-parallel execution of logic languages; T-C Oct 85 911–917
Cristian, F., see Best, E., T-C Jan 85 97–98 (Original paper, Jul 82 685–689)
Cruthirds, J. E., see Carlsson, G. E., T-C Aug 85 769–772

D

Davis, M., and C. Ronse. Insertion networks (Corresp.); T-C Jun 85 565–570
Davis, Nathaniel J., IV, William Tsun-Yuk Hsu, and Howard Jay Siegel. Fault location techniques for distributed control interconnection networks; T-C Oct 85 958–970
DeGroot, Doug. Guest Ed. Preface to special issue on parallel processing; T-C Oct 85 873
DeMuth, Howard B. Electronics data sorting; T-C Apr 85 296–310
Deutsch, Leslie J., see Wang, Charles C., T-C Aug 85 709–717
Dias, Daniel M., see Kumar, Manoj, T-C Feb 85 180–186
Dimopoulos, Nikitas J. On the structure of the homogeneous multiprocessor; T-C Feb 85 141–150
Dittert, Eric, and Michael J. O'Donnell. Lower bounds for sorting with realistic instruction sets; T-C Apr 85 311–317
Douglas, Michael R., see Applegate, James H., T-C Sep 85 822–831
Du, Hung-Chang. On the performance of synchronous multiprocessors (Corresp.); T-C May 85 462–466
Dubois, Michel. A cache-based multiprocessor with high efficiency (Corresp.); T-C Oct 85 968–972
Dunning, Larry A. SEC-BED-DED codes for error control in byte-organized memory systems (Corresp.); T-C Jun 85 557–562

E

Ellis, Carla Schalater. Distributed data structures: A case study (Corresp.); T-C Dec 85 1178–1185
Ersy, Okan. Semisystolic array implementation of circular, skew circular, and linear convolutions (Corresp.); T-C Feb 85 190–196
F

Feng, Tse-Yun, Ed-in-Chief. Editor's notice (Edtl.); T-C Jul 85 585–587

Fenwick, Peter M. Some aspects of the dynamic behavior of hierarchical memories (Corresp.); T-C Jun 85 570–573

Fine, Dennis, see Gaidott, Jean-Luc, T-C Dec 85 1072–1087


Fortes, Jose A. B., and C. S. Raghavendra. Gracefully degradable processor arrays; T-C Nov 85 1033–1044

Friedberg, Stuart A., see Leblanc, Thomas J., T-C Dec 85 1114–1129

Fu, King-Sun, see Yen, Wei C., T-C Jan 85 56–65

G

Gai, Silvano, see Sonnenzi, Fabio, T-C Jan 85 85–90

Gaitanias, Nicolas. Totally self-checking checkers for low-cost arithmetic codes; T-C Jul 85 596–601

Gaitanias, Nicolas A. Totally self-checking error indicator (Corresp.); T-C Aug 85 758–761

Garcia-Molina, Hector, and Jack Kent. Evaluating response time in a faulty distributed computing system; T-C Feb 85 101–109

Gaudiot, Jean-Luc, Rex W. Vedder, George K. Tucker, Dennis Finn, and Michael I. Campbell. A distributed VLSI architecture for efficient signal and data processing; T-C Dec 85 1072–1087

Gelernter, David, see Arango, Mauricio; Arango, Mauricio, T-C Apr 85 165–172

Gronowski, Nicola D., see Miguez, Miguel, T-C Jan 85 579–594

Grola, Mario, see Raghavendra, C. S., T-C Jan 85 46–55

Gnanasekaran, R. A fast serial-parallel binary multiplier (Corresp.); T-C Nov 85 379–383

Georganas, Nicolas D., Phillipe A., see Meister, Bernd Werner, T-C Dec 85 1158–1163

Ja'Ja', Joseph, see Owens, Robert Michael, T-C Apr 85 379–383

Janson, Philippe A., see Meister, Bernd Werner, T-C Dec 85 1164–1173


Jaswa, Vijay C., Charles E. Thomas, and John T. Pedicone. CPAC—Concurrent processor architecture for control; T-C Feb 85 163–169

Johnson, John D., see Flynn, Michael J., T-C Mar 85 242–254

Jung, Jie-Yong, see Wah, Benjamin W., T-C Dec 85 1144–1157

K

Kabat, Waldo C., and Anthony S. Wojcik. Automated synthesis of combinational logic using theorem-proving techniques; T-C Jul 85 610–632

Kadela, Thaddeus F., see Graham, James H., T-C Nov 85 1061–1068

Kak, Sukhbaah. Encryption and error-correction coding using D sequences; T-C Sep 85 803–809

Kant, Krishna. Finding interference between rectangular paths; T-C Nov 85 1045–1049

Kaufman, Charles W., see Sarin, Sunil K., T-C Dec 85 1158–1163

Kawaoika, Tsukasa, and Yoshihiko Takahashi. Test procedure optimization for layered protocol implementations (Corresp.); T-C Jan 85 94–97

Kearns, John Phillip, see Quammen, Donna, T-C Sep 85 832–840

Kent, Jack, see Garcia-Molina, Hector, T-C Feb 85 101–109

Kinney, Larry L., see Iyengar, Vijay S., T-C Sep 85 810–821

Kinoshiha, Koaz, see Saluja, Kewal K., T-C Sep 85 264–287

Klatte, Rudi, Christian P. Ullrich, and Jürgen Vollf VonGudenber, Artistic specifications for scientific computation in Ada; T-C Nov 85 996–1005

Kornerup, Peter, see Matula, David W., T-C Jan 85 3–18

Kosaraju, S. Rao, see Atallah, Mikhail J., T-C Feb 85 151–155

Krawczyk, Henryk, and Marek Kubale. An approximation algorithm for diagnostic test scheduling in multiprocessor systems (Corresp.); T-C Sep 85 563–569

Kruska, Peter, see Le, Guo-Jie, T-C Apr 85 972–973

Kumar, Manoj, Daniel M. Dias, and J. R. Jump. Switching strategies in shuffle-exchange packet-switched networks (Corresp.); T-C Feb 85 180–186

Kung, H. T., see Fisher, Allan L., T-C Aug 85 734–740

Kwan, Sai Choi, and Jean-Loup Baut. The I/O performance of multilayer mergesort and tag sort (Corresp.); T-C Apr 85 383–387

L


Lamagna, Edmund A., see Janus, Philip J., T-C Apr 85 367–372

LaMaire, Richard O., see Lang, Jeffrey H., T-C May 85 475–483

Lang, Hans-Werner, Manfred Schimmler, Hartmut Schmeck, and Heiko Schröder. Systolic sorting on a mesh-connected network (Corresp.); T-C Jul 85 652–658

Lang, Jeffrey H., Charles A. Zukowski, Richard O. LaMaire, and Chae An, H. Integrated-circuit logarithmic arithmetic units (Corresp.); T-C May 85 475–483

Lang, Otto, see Oed, Wilfried, T-C Oct 85 949–957

Le, Kyungsook Yoon. On the rearrangeability of 2(log_2 N) stage shuffle-exchange networks; T-C May 85 142–425

LeBlanc, Thomas J., and Stuart A. Friedberg. HPC: A model of structure and change in distributed computing environments; T-C Dec 85 1114–1129

Lee, D. T., and Franco P. Preparata. Correction to 'Computational geometry—A survey' (Dec 84 1072–1101); T-C Jun 85 584

Lee, David. Comparator with completion signal (Corresp.); T-C Sep 85 855–857

Lee, Gyungho, Clyde P. Kruksal, and David J. Kuck. An empirical study of automatic restructuring of nonnumerical programs for parallel processors; T-C Oct 85 927–933

Leighton, Tom, and Charles E. Leiserson. Wafer-scale integration of systolic architectures for optimal state estimation; T-C Nov 85 255–266

Leibach, Peter, see LeBlanc, Thomas J., T-C Dec 85 1114–1129

Leiserson, Charles E. Fat-trees: Universal networks for hardware-efficient supercomputing; T-C Oct 85 982–991

Lenfant, Jacques. A versatile mechanism to move data in an array processor; T-C Jun 85 506–522

Leu, Ja-Song, see Agrawal, Dharma P., T-C Mar 85 255–266

Li, Guo-Jie, and Benjamin W. Wah. The design of optimal systolic arrays; T-C Jan 85 66–77

Li, Shuo-Yen Robert. Fast constant division routines (Corresp.); T-C Sep 85 866–869

Lin, Der Jel, see Bosi, Bella, T-C Nov 85 1026–1032

Lin, Der Jel, see Bosi, Bella, T-C Nov 85 1026–1032

Lin, Der Jel, see Bosi, Bella, T-C Nov 85 1026–1032

Lin, Der Jel, see Bosi, Bella, T-C Nov 85 1026–1032

Lin, Der Jel, see Bosi, Bella, T-C Nov 85 1026–1032

Lin, Der Jel, see Bosi, Bella, T-C Nov 85 1026–1032
IEEE T-C 1985 INDEX — 4

Takagi, Naofumi, Hiroto Yasuura, and Shuzo Yajima. High-speed VLSI multiplication algorithm with a redundant binary addition tree; T-C Sep 1985 789-796

Takahashi, Yoshikane, see Kawaoaka, Tsukasa, T-C Jan 1985 94-97

Tapia, Moiez A., see Tucker, Jerry H., T-C Jan 1985 78-81

Taylor, F. J., G. Papadourakis, A. Skavantzos, and A. Stouratis. A radix-4 FFT using complex RNS arithmetic (Corresp.); T-C Jun 1985 537-536

Taylor, Peter D., see MacKinnon, Stephen J., T-C Sep 1985 797-802

Thomas, Charles E., see Jaswa, Vijay C., T-C Feb 1985 163-169

Trivedi, Kishor S., see McCough, John, T-C Jul 1985 602-609

Trout, Joseph G., see Dubois, Jeanette P., T-C Nov 1985 973-980

Truong, T. K., see Shao, Howard M., T-C May 1985 393-403

Truong, T. K., see Wang, Charles C., T-C Aug 1985 709-717

Tsi, Wen-Hsiang, see Shen, Chien-Chung, T-C Mar 1985 197-203

Tucker, George K., see Gaudiot, Jean-Jacques, T-C Dec 1985 1072-1087

Tucker, Jerry H., see Moiez A. Tapia, and Wayne Bennett. Boolean integral calculus for digital systems (Corresp.); T-C Jan 1985 78-81

Tyner, Jerzy, see Rajski, Janusz, T-C Jun 1985 549-553

Ulrich, Christian P., see Klette, Rudi, T-C Nov 1985 996-1005

van Leeuwen, Jan, see Wijshoff, Harry A. G., T-C Jun 1985 501-505

Van Vu, Thu. Efficient implementations of the Chinese remainder theorem for sign detection and residue decoding; T-C Jul 1985 646-651

Vedder, Rex, see Liu, Guo-Jie, T-C Dec 1985 1072-1087

Vitter, Jeffrey Scott, see Lindstrom, Eugene E., T-C Mar 1985 218-233

Vitter, Jeffrey Scott, Guest Ed., see Lindstrom, Eugene E., Guest Ed., T-C Apr 1985 293-295

Von Gudenop, Jurgen Wolff, see Klette, Rudi, T-C Nov 1985 996-1005

Vu, Thu Van, see Van Vu, Thu

Wah, Benjamin W., see Li, Guo-Jie, T-C Jan 1985 66-77

Wah, Benjamin W., and Jie-Yong Juang. Resource scheduling for local computer systems with a multiaccess network; T-C Dec 1985 1144-1157

Wakefield, Scott P., see Flynn, Michael J., T-C Mar 1985 242-259

Wang, Charles C., T. K. Truong, Howard M. Shaw, Leslie J. Deutsch, Jim K. Omura, and Irving S. Reed. VLSI architectures for computing multiplications and inverses in GF(2^m); T-C Aug 1985 709-717

Wang, Yung-Terng, and Robert J. T. Morris. Load sharing in distributed systems; T-C Mar 1984 204-217

Wegner, Lutz M. Quicksort for equal keys (Corresp.); T-C Apr 1985 362-367

Wesley, John H.Comments on 'The reliability of periodically repaired n-1 parallel redundant systems' by R. G. Cantarella; T-C Nov 1985 1068 (Original paper, Jun 1983 497-500)

Wijshoff, Harry A. G., and Jan van Leeuwen. The structure of periodic storage schemes for parallel memories; T-C Jun 1985 501-505

Wojtek, Anthony S., see Kabat, Waldo C., T-C Jul 1985 610-632

Wong, C. W., see Gaudiot, Jean-Jacques, T-C Ed. Apr 1985 293-295

Wong, J. W., and M. H. Ammar. Analysis of broadcast delivery in a videotex system (Corresp.); T-C Sep 1985 863-866

Wong, Leke, see Loucks, Wayne M., T-C Apr 1985 104-1014

Woo, Nam Sung, and Ashok Agrawala. A symmetric tree structure interconnection network and its message traffic (Corresp.); T-C Aug 1985 765-769

Wright, C. G., see Carlson, G. E., T-C Aug 1985 769-772

X

Xu, Shiyi, and Stephen Y. H. Su. Detecting I/O and internal feedback bridging faults (Corresp.); T-C Jun 1985 553-557

Y

Yajima, Shozo, see Takagi, Naofumi, T-C Sep 1985 789-796

Yang, Che-Liang, see Dahbura, Anton T., T-C Aug 1985 718-723

Yasuura, Hiroto, see Takagi, Naofumi, T-C Sep 1985 789-796

Yen, David W. L., see Yen, Wei C., T-C Jan 1985 56-65

Yen, Wei C., David W. L. Yen, and King-Sun Fu. Data coherence problem in a multiprocessor system; T-C Jan 1985 56-65

Young, Ming Hsai, and Saburo Moriya. Symmetric minimal coverable problem and minimal PLA's with symmetric variables; T-C Jun 1985 523-541

Yuen, Joseph H., see Shao, Howard M., T-C May 1985 393-403

Z

Zaka, Shmael. Optimal distributed algorithms for sorting and ranking (Corresp.); T-C Apr 1985 376-379

Zak, Stanislaw H., and Kai Hwang. Polynomial division on systolic arrays (Corresp.); T-C Jun 1985 577-587

Zukowski, Charles A., see Lang, Jeffrey H., T-C May 1985 475-483

Zwaanepoel, Willy. Implementation and performance of pipes in the V system; T-C Dec 1985 1174-1178

SUBJECT INDEX

A

Addition

high-speed VLSI multiplication algorithm with redundant binary addition tree. Takagi, Naofumi, + , T-C Sep 1985 789-796

Arithmetic

discrete basis and computation of elementary functions. Muller, Jean-Michel, T-C Sep 1985 867-862

vector reduction techniques for arithmetic pipelines. Ni, Lionel M., + , T-C May 1984 404-411

VLSI architectures for computing multiplications and inverses in GF(2^m). Wang, Charles C., + , T-C Aug 1985 709-717

† Check author entry for subsequent corrections/comments
Arithmetic: cf. Addition; Division; Floating-point arithmetic; Logarithmic arithmetic; Multiplication; Rational arithmetic; Residue arithmetic; Square-rooting


Arithmetic coding: cf. Residue coding


Bayes procedures: decentralized control of job scheduling using Bayesian decision theory. Stankovic, John A., T-C Feb 1985 117-130


Boolean functions: Boolean integral calculus for digital systems. Tucker, Jerry H., + , T-C Jan 1985 78-81

Boolean functions: cf. Logic functions


Coding/decoding: cf. Arithmetic coding; Cryptography; Error-control coding; Error-correction coding; Error-detection coding; Residue coding


Communication switching: cf. Message switching; Packet switching; Protocols

Comparators: binary comparator with completion signal. Lee, David, T-C Sep 1985 855-857


Computer architecture: cf. Specific topic

Computer communication: cf. Computer networks; Protocols


Computer fault diagnosis: cf. Logic circuit fault diagnosis; Memory fault diagnosis


Computer fault tolerance: cf. Memory fault tolerance; Software fault tolerance

Computer graphics software: shift X parity-watch algorithm for achieving polygon filling in raster scan displays. Chiaramia, Merav, + , T-C Jul 1985 666-673


Computer networks: cf. Local area networks; Protocols

Computer operating systems: cf. Software, operating systems


Computer performance: cf. Specific topic

Computer reliability: cf. Computer fault tolerance

Computer testing: cf. Computer fault diagnosis; Logic circuit testing; Memory testing; Software testing

Computers: ef. Distributed computing; Microcomputers; Minicomputers; Multiprocessing; Parallel processing; Pipeline processing; Supercomputers


Convolution: semisystolic array implementation of circular, skew circular, and linear convolutions. Erosy, Okan, T-C Feb 1985 190-196


Interleaved memories
effective bandwidth of interleaved memories in vector processor systems.
Oed, Wilfried, +, T-C Oct 85 8949–957

K

Kalman filtering
parallel algorithms and architectures for optimal state estimation.
Graham, James H., +, T-C Nov 85 1061–1068

L

Layout, circuit boards
finding interferences between rectangular paths. Kant, Krishna, T-C Nov 85 1045–1049
Layout, integrated circuits
finding interferences between rectangular paths. Kant, Krishna, T-C Nov 85 1045–1049
implementation of multiiway fan-out and its effect on test generation.
Spencer, Thomas H., +, T-C Mar 85 287–290

Linear algebra
analysis of pairwise pivoting in Gaussian elimination. Sorensen, Danny C, T-C Mar 85 274–278
iterative solution of large, sparse linear systems on static data flow architecture; performance studies.
Reed, Daniel A., +, T-C Aug 85 874–880

Linear systems (algebraic); cf. Linear algebra
Local area networks
connection-oriented versus connectionless protocols; performance study.
Meister, Bernd Werner, +, T-C Dec 85 1164–1173
distributed computation via active messages, extension of token ring
protocol. Livny, Miron, +, T-C Dec 85 1185–1190
hybrid multiple-access protocol for data and voice packets over local area networks.
Rios, Miguel, +, T-C Jan 85 89–94
reliable loop topologies for large local computer networks.
Raghavendra, C. S., +, T-C Jan 85 46–55
short-packet transfer performance in local-area ring networks.
Louchk, Wayne M., +, T-C Nov 85 1006–1014

Logarithmic arithmetic
generation of precise binary arithmetic with DGPLA (differential grouping programable logic array).
Lo, Hao-Yung, +, T-C Aug 85 681–691
integrated-circuit logarithmic arithmetic units.
Lang, Jeffrey H., +, T-C May 85 475–483

Logic arrays; cf. Programable logic arrays
Logic circuit fault diagnosis
fault simulation and test generation for bridging faults. Abramovici, M., +, T-C Jul 85 656–663
modeling and test generation algorithms for MOS circuits.
Jain, Sunil K., +, T-C May 85 426–433.
† numerical complexity of short-circuit faults in logic networks.
Sinha, Bhabani P., +, T-C Feb 85 186–190
totally self-checking error indicator.
Gaitanis, Nicolas, T-C Aug 85 756–761

Logic circuit testing
combinatorial approach to multiple-contact faults coverage in programmable logic arrays.
Rajski, Janusz, +, T-C Jun 85 549–555
detecting I/O and internal feedback bridging faults.
Xu, Shiyi, +, T-C Jun 85 553–557
implementation of multiiway fan-out and its effect on test generation.
Spencer, Thomas H., +, T-C Mar 85 287–290
testing strategy and technique for macro-based circuits.
Somenzi, Fabio, +, T-C Jan 85 89–90

Logic circuit testing; cf. Logic circuit fault diagnosis
Logic circuits; cf. Addition; MOS integrated circuits
Logic design
automated synthesis of combinational logic using theorem-proving techniques.
Kabat, Waldo C., +, T-C Jul 85 610–632
Logic functions
derive complement of binary function with multiple-valued inputs.
Sasao, Tsutomu, T-C Feb 85 131–140

Logic functions; cf. Boolean functions
Logic programming
unification algorithms for OR-parallel execution of logic languages.
Crmandon, Jim, T-C Oct 85 911–917

Matrices
iterative solution of large, sparse linear systems on static data flow architecture; performance studies.
Reed, Daniel A., +, T-C Oct 85 874–880

Memories
genral model for memory interference in multiprocessors and mean-value analysis.
Smlauro, Bohdan, T-C Aug 85 744–751

Memory; cf. Associative memories; Cache memories; Interleaved memories; Parallel memories; Random-access memories; Semiconductor memories
Memory fault diagnosis
detecting functional faults in semiconductor random-access memories.
Papachristou, Christos A., +, T-C Feb 85 110–116
test pattern generation for API faults in RAM.
Sali, J, Kewal K., +, T-C Mar 85 284–287

Memory fault tolerance
SEC-BED-DED codes for error control in byte-organized memory systems.
Dunning, Larry A., T-C Jun 85 557–562

Memory hierarchies
dynamic behavior of hierarchical memories.
 Fenwick, Peter M., T-C Jun 85 570–573

Memory management
bit steering in minimizing control memory of microprogrammed processors.
Biswas, Nripendra N, T-C Nov 85 1057–1061
effective bandwidth of interleaved memories in vector processor systems.
Oed, Wilfried, +, T-C Oct 85 943–948

Message switching
‘hot spot’ contention reduction using combining in multistage interconnection networks.
Pflister, Gregory F., +, T-C Oct 85 832–840

Microprocessor software
constrained regularization program implementation on desktop computer.
Stelzer, Keith J., +, T-C Sep 85 862–863

Microprogramming
bit steering in minimizing control memory of microprogrammed processors.
Biswas, Nripendra N, T-C Nov 85 1057–1061
retrofitting VAX-11/780 microarchitecture for IEEE floating-point arithmetic.
Aspinwall, David B., +, T-C Aug 85 692–708

Minicomputers
retrofitting VAX-11/780 microarchitecture for IEEE floating-point arithmetic.
Aspinwall, David B., +, T-C Aug 85 692–708

Minimax optimization
graph matching approach to optimal task assignment in distributed computing systems using minimax criterion.
Shen, Chien-Chung, +, T-C Mar 85 197–203

MOS integrated circuits
modeling and test generation algorithms for MOS circuits.
Jain, Sunil K., +, T-C May 85 426–433.
†

Multicircuit communication
resource scheduling for local computer systems with a multicircuit network.
Wah, Benjamin W., +, T-C Dec 85 1144–1157

Multidimensional signal processing; cf. Systolic arrays
Multiplication
comments on ‘A computer algorithm for calculating the product ABC
modulo M’ by G. R. Blakley.
Stearn, K. R., Jr., T-C Mar 85 290–292
(Oiginal paper, May 1983 497–500)
relying scope of Golub’s method beyond complex multiplication.
Majhi, P. S., T-C May 85 484–487
fast serial – parallel binary multiplier.
Gnanasekaran, R., T-C Aug 85 741–744
high-speed VLSI multiplication algorithm with redundant binary addition tree.
Takagi, Naofumi, +, T-C Sep 85 789–796
VLSI architectures for computing multiplications and inversions in GF(2^n).
Wang, Charles C., +, T-C Aug 85 709–717

Multiprocessing
cache-based multiprocessor with high efficiency.
Dubois, Michel, +, T-C Oct 85 968–972
data coherence problem in multicache system.
Quammen, Donna, +, T-C Sep 85 832–840
ensuring fault tolerance of phase-locked clocks.
Krishna, C. M., +, T-C Aug 85 752–756
fault-tolerant routing in D Burlijn communication networks.
Esfahanian, Abdol-Hossein, +, T-C Sep 85 777–788
† Check author entry for subsequent corrections/commments
Multiprocessing; interconnection

- Cherkassky, fault-tolerant multiprocessor link and bus network architectures. Pradhan, Dhiraj K., T-C May 85 434–447
- symmetric tree structure interconnection network and its message traffic. Woo, Nam Sung, +, T-C Aug 85 765–769

Multivariable systems

- Parallel processing, interconnection; cf. Parallel processing

Packet switching

- hybrid multiple-access protocol for data and voice packets over local area networks. Rios, Miguel, +, T-C Jan 85 90–94
- switching strategies in shuffle-exchange packet-switched networks. Kumar, Manoj, +, T-C Feb 85 180–186

Parallel memories


Parallel processing

- analysis of pairing-wise pivoting in Gaussian elimination. Sorensen, Danny C., T-C Mar 85 374–278
- architectures and problem-solving strategies for consistent labeling problem. McCall, Jeanette Tyler, +, T-C Nov 85 973–980
- automatic restructuring of nonprogrammed procedures for parallel processors; experiments using Parafrase. Lee, Gyungho, +, T-C Oct 85 927–933
- effective bandwidth of interleaved memories in vector processor systems. Oed, Willfried, +, T-C Oct 85 949–957
- generalized dictionary machine for VLSI. Atallah, Mikhail J., +, T-C Feb 85 151–155
- optimal instruction-scheduling model for class of vector processors. Arya, Siamak, T-C Nov 85 981–995

Pattern recognition

- symmetry-detection algorithm for enumerating all axes of symmetry of planar figure. Atallah, Mikhail J., T-C Jul 85 663–666

Petasymmetry algorithms

- insertion networks and their control algorithms. Davis, Nathaniel J., IV, +, T-C Jun 85 565–570
- rearrangeability of 2(log N) – 1 stage permutation networks. le, Kyungsook Yoon, T-C May 85 412–425

Polynomials

- polynomial division on systolic arrays. Zak, Stanislaw H., +, T-C Jun 85 577–578

Privacy

- combinatorial approach to multiple-contact faults coverage in programmable logic arrays. Rajski, Janusz, +, T-C Jun 85 549–553
- symmetric minimal covering problem and minimal PLAs with symmetric variables. Young, Ming Hsueh, +, T-C Jun 85 523–541

Protocols

- connection-oriented versus connectionless protocols; performance study. Meister, Bernd Werner, +, T-C Dec 85 1164–1173
- test procedure optimization for layered protocol implementations. Kowalski, Tsukasa, +, T-C Jan 85 94–97
- trace specification of communications protocols. Hoffman, Daniel, T-C Dec 85 1102–1113

Pseudonoise processes

- decrypting class of stream ciphers using ciphertext only. Sigeienthaler, T., T-C Jan 85 81–85

† Check author entry for subsequent corrections/comments
Queuing analysis
process scheduling in computer system Rosberg, Zvi, T-C Jul 85 633-645

Radix conversion
nonbinary arithmetic AN codes using odd radix expression. Shimada, Ryosaku, + , T-C Nov 85 1050-1056

Random-access memories
detecting functional faults in semiconductor random-access memories. Papachristou, Christos A., + , T-C Feb 85 110-116
test pattern generation for API faults in RAM. Saluja, Kewal K., + , T-C Mar 85 284-287

Random number generation
test for uniform random number generation. Marsaglia, George, T-C Aug 85 756-758

Rational arithmetic
finite-precision rational arithmetic; slash number systems. Matula, David W., + , T-C Jan 85 3-18

Redundant systems
comments on 'The reliability of periodically repaired n - 1/n parallel redundant systems' by R. G. Cantarella. Wessely, John H., T-C Nov 85 1068 (Original paper, Jun 83 597-598)

Reed – Solomon coding
VLSI design of pipeline Reed – Solomon decoder. Shao, Howard M., + , T-C May 85 393-403

Reliability; cf. Computer fault tolerance; Redundant systems
Residue arithmetic
radius4 FFT using complex residue arithmetic. Taylor, F. J., + , T-C Jun 85 573-576

Residue coding
efficient implementations of Chinese remainder theorem for sign detection and residue decoding. Van Vu, Thu, T-C Jul 85 646-651

Routing; cf. Communication switching
Scheduling
process scheduling in computer system. Rosberg, Zvi, T-C Jul 85 633-645

Semiconductor memories
detecting functional faults in semiconductor random-access memories. Papachristou, Christos A., + , T-C Feb 85 110-116

Software; cf. Computer graphics software; Microcomputer software
Software fault tolerance
comments on 'self-stabilizing programs: The fault-tolerant capability of self-checking programs' by A. Mili. Best, E., + , T-C Jan 85 97-98

Software operating systems
decentralized control of job scheduling using Bayesian decision theory. Stankovic, John A., T-C Feb 85 117-130

Software testing
test procedure optimization for layered protocol implementations. Kawoaka, Tsukasa, + , T-C Jan 85 94-97

Software verification
verification of register transfer level parallel control sequences. Pitchumani, Vijay, + , T-C Aug 85 761-765

Sorting/merging
adaptive method for unknown distributions in distributive partitioned sorting. Janus, Philip J., + , T-C Apr 85 367-372

bucket sort algorithm for bubble memory secondary storage. Lindstrom, Eugene E., + , T-C Mar 85 218-233
disk sorting without merging strings. McCulloch, C. M., T-C Apr 85 387-391
distributed sorting; algorithms and complexity. Rotem, Doron, + , T-C Apr 85 375-376
electronic data sorting fundamentals. Demuth, Howard B., T-C Apr 85 296-310

I/O performance of multiway mergesort and tag sort. Kwan, Sai Choi, + , T-C Apr 85 383-387

lower bounds for sorting with realistic instruction sets. Dittert, Eric, + , T-C Apr 85 311-317

measures of presortedness and optimal sorting algorithms. Mannila, Heikki, T-C Apr 85 318-325

minimum-area VLSI network for O(log n) time sorting. Bilardi, Gianfranco, + , T-C Apr 85 336-343

minimum-storage sorting networks. Siegel, Alan R., T-C Apr 85 355-361

optimal distributed algorithms for sorting and ranking. Zaks, Shmuel, T-C Apr 85 376-379

+ Check author entry for coauthors

parallel sorting with serial memories. Owens, Robert Michael, + , T-C Apr 85 379-383

Quicksort for equal keys. Wegner, Lutz M., T-C Apr 85 362-367

shuffle-exchange network for robust sorting. Rudolph, Larry, T-C Apr 85 326-335

sorting (special issue). T-C Apr 85 293-391

systolic sorting on mesh-connected network. Lang, Hans-Werner, + , T-C Jul 85 652-658
tight bounds on the complexity of parallel sorting. Leighton, Tom, T-C Apr 85 344-354

Source coding; cf. Cryptography
Special issues/sections
distributed computing. T-C Dec 85 1069-1193

parallel processing. T-C Oct 85 873-972

testing. T-C Apr 85 293-391

Square-rooting
square-rooting algorithms for high-speed digital circuits. Majerksi, Stanislaw, T-C Aug 85 724-733

State estimation
code estimation equations and parallel architectures for Kalman – Bucy filtering. Graham, James H., + , T-C Nov 85 1061-1068

Stochastic processes; cf. Pseudonoise processes
Store-and-forward switching; cf. Message switching; Packet switching
Supercomputers
effective bandwidth of interleaved memories in vector processor systems. Oed, Wilfried, + , T-C Oct 85 949-957

fat-tree, universal routing networks for hardware-efficient supercomputing. Leiserson, Charles E., T-C Oct 85 892-901

Switching functions
symmetric minimal covering problem and minimal PLAs with symmetric variables. Young, Mung Huei, + , T-C Jun 85 523-541

Switching functions; cf. Logic functions
Switching systems; cf. Communication switching
Synchronization
ensuring fault tolerance of phase-locked clocks. Krishna, C. M., + , T-C Aug 85 752-756

synchronizing large VLSI processor arrays. Fisher, Allan L., + , T-C Aug 85 734-740

Systolic arrays
design of optimal systolic arrays. Li, Guo-Jie, + , T-C Jan 85 66-77
dictionary machines for different models of VLSI. Schmeck, Harmut, + , T-C Sep 85 472-475

efficient unsorted VLSI dictionary machine. Somani, Arun K., + , T-C Sep 85 841-852
eMBEDding tree structures in systolic arrays to solve UNION – FIND problem. Ashtrapure, Sunil, + , T-C May 85 483-484

polynomial division on systolic arrays. Zak, Stanislaw H., + , T-C Jun 85 577-578

semisystolic array implementation of circular, skew circular, and linear convolutions. Ersoy, Okan, T-C Feb 85 190-196

systolic sort on mesh-connected network. Lang, Hans-Werner, + , T-C Jul 85 652-658

VLSI design of pipeline Reed – Solomon decoder. Shao, Howard M., + , T-C May 85 393-403

wafer-scale integration of systolic arrays. Leighton, Tom, + , T-C May 85 448-461

T
tenet/video broadcast
teletext: Video broadcast in videodex systems; performance analysis. Wong, I. W., + , T-C Sep 85 863-866

Testing; cf. Digital system testing; Integrated-circuit testing; Logic circuit testing; Memory testing; Software testing
Transforms; cf. Discrete Fourier transforms
Trees
complete binary spanning trees of eight nearest neighbor array. Chugtai, M. Ashraf, T-C Jun 85 547-549

embedding tree structures in systolic arrays to solve UNION – FIND problem. Ashtrapure, Sunil, + , T-C May 85 483-484

maximally parallel balancing algorithm for obtaining complete balanced binary trees. Moitra, Abha, + , T-C Jun 85 563-565

V

Very large-scale integration
dictionary machines for different models of VLSI. Schmeck, Harmut, + , T-C May 85 472-475

efficient unsorted VLSI dictionary machine. Somani, Arun K., + , T-C Sep 85 841-852
generalized dictionary machine for VLSI. Atallah, Mikhail J., + , T-C Feb 85 151-155

Wafer-scale integration
wafer-scale integration of systolic arrays. Leighton, Tom, + , T-C May 85 448-461

† Check author entry for subsequent corrections/comments