The Community for Technology Leaders
Green Image
Issue No. 02 - February (1985 vol. 34)
ISSN: 0018-9340
pp: 163-169
V.C. Jaswa , System Industries
We describe a computer architecture for implementing real-time controllers. The concurrent processor architecture for control (CPAC) is optimized for computing the state transitions of a controller. While general-purpose computers are optimized for data manipulation, CPAC is optimized for state manipulation since the states of a controller and the rules governing state transitions constitute a complete high-level description of a controller implementation. The CPAC architecture characterizes a controller in terms of the sets of continuous and discrete states of the system and-logically as well as physically separates the two sets. This dichotomy results in a simpler specification of the rules for state transitions.
VLSI, Computer architecture, concurrent processing, controls, programmable control, real-time, real-time control

J. Pedicone, C. Thomas and V. Jaswa, "CPAC?Concurrent Processor Architecture for Control," in IEEE Transactions on Computers, vol. 34, no. , pp. 163-169, 1985.
91 ms
(Ver 3.3 (11022016))