The Community for Technology Leaders
Green Image
Issue No. 08 - August (1984 vol. 33)
ISSN: 0018-9340
pp: 745-750
Hideo Fujiwara , Department of Electronic Engineering, Osaka University, Osaka 565, Japan.
A new design of universally testable PLA's is presented in which all multiple faults can be detected by a universal test set which is independent of the function being realized by the PLA. The proposed design has the following properties. 1) It can be tested with function-independent test patterns; hence, no test pattern generation is required. 2) The amount of extra hardware is significantly decreased compared to the previous designs of universally testable PLA's. 3) Very high fault coverage is achieved, i. e., all single and multiple stuck faults, crosspoint faults, and adjacent line bridging faults are detected. 4) It is appropriate for built-in testing approaches. 5) It can be applied to the high-density PLA's using array folding techniques.
Hideo Fujiwara, "A New PLA Design for Universal Testability", IEEE Transactions on Computers, vol. 33, no. , pp. 745-750, August 1984, doi:10.1109/TC.1984.5009363
102 ms
(Ver 3.3 (11022016))