The Community for Technology Leaders
Green Image
Issue No. 12 - December (1983 vol. 32)
ISSN: 0018-9340
pp: 1137-1144
H. Fujiwara , Department of Electronic Engineering, Osaka University
In order to accelerate an algorithm for test generation, it is necessary to reduce the number of backtracks in the algorithm and to shorten the process time between backtracks. In this paper, we consider several techniques to accelerate test generation and present a new test generation algorithm called FAN (fan-out-oriented test generation algorithm). It is shown that the FAN algorithm is faster and more efficient than the PODEM algorithm reported by Goel. We also present an automatic test generation system composed of the FAN algorithm and the concurrent fault simulation. Experimental results on large combinational circuits of up to 3000 gates demonstrate that the system performs test generation very fast and effectively.
test generation, Combinational logic circuits, D-algorithm, decision tree, multiple backtrace, PODEM algorithm, sensitization, stuck faults
T. Shimono, H. Fujiwara, "On the Acceleration of Test Generation Algorithms", IEEE Transactions on Computers, vol. 32, no. , pp. 1137-1144, December 1983, doi:10.1109/TC.1983.1676174
87 ms
(Ver 3.3 (11022016))