The Community for Technology Leaders
Green Image
Issue No. 11 - November (1983 vol. 32)
ISSN: 0018-9340
pp: 977-989
Y. Tamir , Computer Science Division, Department of Electrical Engineering and Computer Sciences, University of California
The RISC (reduced instruction set computer) architecture attempts to achieve high performance without resorting to complex instructions and irregular pipelining schemes. One of the novel features of this architecture is a large register file which is used to minimize the overhead involved in procedure calls and returns. This paper investigates several strategies for managing this register file. The costs of practical strategies are compared with a lower bound on this management overhead, obtained from a theoretical optimal strategy, for several register file sizes.
VLSI processor, Cache fetch strategies, computer architecture, procedure calls, register file management, RISC
C.H. Sequin, Y. Tamir, "Strategies for Managing the Register File in RISC", IEEE Transactions on Computers, vol. 32, no. , pp. 977-989, November 1983, doi:10.1109/TC.1983.1676149
47 ms
(Ver 3.3 (11022016))