The Community for Technology Leaders
Green Image
Issue No. 10 - October (1983 vol. 32)
ISSN: 0018-9340
pp: 902-910
A.L. Rosenberg , Department of Computer Science, Duke University
This paper describes by a series of examples a strategy for designing testable fault-tolerant arrays of processors. The strategy achieves fault tolerance by introducing redundancy in an array's communication links rather than in its processing elements (PE's). The major characteristics of the designs produced are as follows.
trees of processors, Arrays of processors, design for testability, dynamic fault tolerance, fault-tolerant design, grids of processors, linear arrays of processors, reconfigurable designs

A. Rosenberg, "The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors," in IEEE Transactions on Computers, vol. 32, no. , pp. 902-910, 1983.
82 ms
(Ver 3.3 (11022016))