Issue No. 09 - September (1983 vol. 32)
M. De Prycker , Bell Telephone Manufacturing Company
The implementation of variable addressing and block structure has a substantial influence on the global system performance. One model dederibes this influence as a product of program statistical, architectural and technological parameters, but only for sequential processors. In this correspondence we adapt this model to processors with an instrution prefetch pipeline. An upper and lower bound for the performance measure is obtained, using a best/worst case analysis. The influence of the memory speed on the performance is also determined.
performance analysis, Best/worst case, clock cycles, instruction prefetch pipeline, memory speed
M. De Prycker, "Representing the Effect of Instruction Prefetch in a Microprocessor Performance Model", IEEE Transactions on Computers, vol. 32, no. , pp. 868-872, September 1983, doi:10.1109/TC.1983.1676337