The Community for Technology Leaders
Green Image
Issue No. 02 - February (1982 vol. 31)
ISSN: 0018-9340
pp: 129-139
Y.M. El-Ziq , Honeywell Corporate Computer Science Center
The increasing difficulties in testing large logic networks have generated the need for designing logic networks for testability. Computer algorithms for designing diagnosable metal oxide semiconductor (MOS) networks with and without fan-in, fan-out constraints were described in previous papers by the authors. In this two-part series, we discuss the testing of these designed networks.
test generation, Automatic testing, computer-aided testing, computer algorithms, design for testability, diagnosable networks, fault detection, fault diagnosis, fault isolation, fault location, fault testing, MOS (metal oxide semiconductor), statistical results
S.Y.H. Su, Y.M. El-Ziq, "Fault Diagnosis of MOS Combinational Networks", IEEE Transactions on Computers, vol. 31, no. , pp. 129-139, February 1982, doi:10.1109/TC.1982.1675958
88 ms
(Ver 3.3 (11022016))