A PUBLICATION OF THE IEEE COMPUTER SOCIETY

PAPERS

Architecture
The Expression Processor: A Pipelined, Multiple-Processor Architecture..........J. VanAken and G. Zick 525

Bubble Memories
Tree Search in Major/Minor Loop Magnetic Bubble Memories..............G. Bongiovanni and C. K. Wong 537

Computer Networks
Interference Analysis of Shuffle/Exchange Networks..................S. Thanawastien and V. P. Nelson 545

Fault Diagnosis and Test Generation
On Closedness and Test Complexity of Logic Circuits..................H. Fujiwara 556
A Functional Approach to Testing Bit-Sliced Microprocessors...........T. Sridhar and J. P. Hayes 563

LSI Circuit Layout

CORRESPONDENCE

An Information Theoretic Approach to Digital Fault Testing...........V. D. Agrawal 582
Fault Diagnosis in a Boolean n-Cube Array of Microprocessors...........J. R. Armstrong and F. G. Gray 587
Speed-Efficiency-Complexity Tradeoffs in Universal Diagnosis Algorithms........J. T. Butler 590
Stored State Asynchronous Sequential Circuits........................A. B. Hayes 596
Syndrome-Testability Can be Achieved by Circuit Modification..............G. Markowsky 604
Syndrome Testing of “Syndrome Untestable” Combinational Circuits...........J. Savir 606
Comments on “Parallelism and Representation Problems in Distributed Systems”...........J. Worlton 608
An Algebra for Switching Circuits........................................J. B. Surjaatmadja 609