The Community for Technology Leaders
RSS Icon
Issue No.05 - May (1980 vol.29)
pp: 403-405
K.W. Current , Department of Electrical Engineering, University of California
A high data-rate digital output correlator integrated circuit design which uses new synchronous sequential quaternary threshold logic gates is proposed and compared to the all-binary equivalent realization of this function. Substantial integrated circuit device count and die area savings are projected for the multiple valued logic realization.
threshold logic, Digital correlators, latched quaternary threshold logic full adders, multiple valued logic, parallel counters
K.W. Current, "A High Data-Rate Digital Output Correlator Design", IEEE Transactions on Computers, vol.29, no. 5, pp. 403-405, May 1980, doi:10.1109/TC.1980.1675592
28 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool