The Community for Technology Leaders
Green Image
Issue No. 02 - February (1980 vol. 29)
ISSN: 0018-9340
pp: 134-144
J. Zeman , Institute of Telecommunications, Swiss Federal Institute of Technology
This paper describes a general-purpose digital-signal processor which is constructed with 4 bit bipolar microprocessor slices. The signal processor is microprogrammable and contains special features which allow it to employ distributed arithmetic. Hence, the processor can achieve high sampling rates without using a hardware multiplier unit. The processor's architecture is presented and its micro-order structure is examined. The processor wordlength is 16 bit; its basic cycle time, 300 ns; its data memory size, 2K words; its control store size, 256 ? 56 bits. It consumes 48 W of power and has special address processing hardware. Experimental results with a twelfth-order digital filter are demonstrated. The signal processor is also compared with several other signal processors of its class described in the literature.

H. J. Nagle and J. Zeman, "A High-Speed Microprogrammable Digital Signal Processor Employing Distributed Arithmetic," in IEEE Transactions on Computers, vol. 29, no. , pp. 134-144, 1980.
89 ms
(Ver 3.3 (11022016))