The Community for Technology Leaders
Green Image
Issue No. 10 - October (vol. 28)
ISSN: 0018-9340

IEEE Computer Society (PDF)

pp. c2

Binary Routing Networks (Abstract)

A. Hopper , University of Cambridge, Computer Laboratory
pp. 699-703

A Multicomputer System with Dynamic Architecture (Abstract)

S.I. Kartashev , Dynamic Computer Architecture, Inc.
pp. 704-721

An 0(n) Parallel Multiplier with Bit-Sequential Input and Output (Abstract)

null I-Ngo Chen , Department of Computing Science, University of Alberta
pp. 721-727

A High-Speed Algorithm for the Generation of Straight Lines and Circular Arcs (Abstract)

Y. Suenaga , Yamato Research Section, Yokosuka Electrical Communication Laboratory
pp. 728-736

Analysis of Update Synchronization for Multiple Copy Data Bases (PDF)

E. Gelenbe , Laboratoire de Recherche en Informatique et Automatique, University of Paris
pp. 737-747

Structured Design of Substitution-Permutation Encryption Networks (PDF)

J.B. Kam , Department of Electrical Engineering and Computer Science, Columbia University
pp. 747-753

An Abstract Model for Digital System Fault Diagnosis (Abstract)

C.R. Kime , Department of Electrical and Computer Engineering, University of Wisconsin-Madison
pp. 754-767

Synthesis of Gate-Minimum Multi-Output Two-Level Negative Gate Networks (Abstract)

K. Nakamura , Department of Measurement Engineering, Kobe University of Mercantile Marine
pp. 768-772

The Complexity of Monotone Networks for Certain Bilinear Forms, Routing Problems, Sorting, and Merging (PDF)

E.A. Lamagna , Department of Computer Science and Experimental Statistics, University of Rhode Island
pp. 773-782

A Note on Open Shop Preemptive Schedules (Abstract)

T. Gonzalez , Department of Computer Science, Institute of Technology
pp. 782-786

On Analytical Modeling of Intermittent Faults in Digital Systems (Abstract)

P.K. Varshney , Department of Electrical and Computer Engineering, Syracuse University
pp. 786-791

Ordering of Connections for Automated Routing (Abstract)

K.G. Kulkarni , Computer-Aided Design Group, Central R&D Laboratories, Indian Telephone Industries, Ltd.
pp. 791-794

Fully Interconnecting Multiple Computers with Pipelined Sorting Nets (Abstract)

H.P. Moravec , Artificial Intelligence Laboratory, Department of Computer Science, Stanford University
pp. 795-798

A New Approach to 2-Asummability Testing (PDF)

A.K. Sarje , Computer Centre, Ranchi University
pp. 798-801

Comments on "A Note on Synchronizer or Interlock Maloperation" (PDF)

T.J. Chaney , Computer Systems Laboratory, Washington University
pp. 802-804

Comments on "Multiple Fault Detection in Combinational Network" (PDF)

B. Bose , Department of Computer Science and Engineering, Southern Methodist University
pp. 804-805
88 ms
(Ver 3.3 (11022016))