The Community for Technology Leaders
Green Image
Issue No. 03 - March (1979 vol. 28)
ISSN: 0018-9340
pp: 258-261
R. Nair , IBM Thomas J. Watson Research Center
An efficient, optimal test sequence for detecting multiple stuck-at faults in random access memories (RAM's) for any decoder implementation is presented. Another algorithm which does not assume any particular wired logic behavior of simultaneously accessed storage locations, is also presented.
wired logic behavior, Arbitrary decoder implementation, fault detection, multiple stuck-at faults, optimal algorithm, random access memories

R. Nair, "Comments on "An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories"," in IEEE Transactions on Computers, vol. 28, no. , pp. 258-261, 1979.
90 ms
(Ver 3.3 (11022016))