The Community for Technology Leaders
Green Image
Issue No. 06 - June (1978 vol. 27)
ISSN: 0018-9340
pp: 509-516
S.B. Akers , Electronics Laboratory, General Electric
This paper describes a method for defining, analyzing, testing, and implementing large digital functions by means of a binary decision diagram. This diagram provides a complete, concise, "implementation-free" description of the digital functions involved. Methods are described for deriving these diagrams and examples are given for a number of basic combinational and sequential devices. Techniques are then outlined for using the diagrams to analyze the functions involved, for test generation, and for obtaining various implementations. It is shown that the diagrams are especially suited for processing by a computer. Finally, methods are described for introducing inversion and for directly "interconnecting" diagrams to define still larger functions. An example of the carry look-ahead adder is included.
test generation, Binary decision diagrams, digital functions, logical analysis, logic diagrams, logic synthesis

S. Akers, "Binary Decision Diagrams," in IEEE Transactions on Computers, vol. 27, no. , pp. 509-516, 1978.
86 ms
(Ver 3.3 (11022016))