The Community for Technology Leaders
Green Image
Issue No. 05 - May (1978 vol. 27)
ISSN: 0018-9340
pp: 455-459
S.M. Reddy , Division of Information Engineering, University of Iowa
ABSTRACT
To improve the reliability of computer memories error-correcting and/or error-detecting codes have been successfully used. To provide for error control in systems organized to have b bits per card a new class of codes for simultaneous error correction and error detection is given.
INDEX TERMS
memories, Binary codes, byte-error detecting codes, byte-per-card systems, linear codes
CITATION
S.M. Reddy, "A Class of Linear Codes for Error Control in Byte-per-Card Organized Digital Systems", IEEE Transactions on Computers, vol. 27, no. , pp. 455-459, May 1978, doi:10.1109/TC.1978.1675126
93 ms
(Ver 3.1 (10032016))