Issue No. 11 - November (1977 vol. 26)
M.Y. Hsiao , IBM Corporation
A novel technique for address generation is presented in this correspondence. This scheme has two useful features. Addresses are generated with check bits as an integral part of the address in order to provide multi-fault-detection capability. To date, there exists no such scheme with this feature. Secondly, the addresses generated through this scheme are pseudorandom; therefore, they can be used for storage hierarchies using hash coding techniques.
Address generator, binary counter, error-correcting codes, fault-tolerant computing, linear-feedback shift register.
A. Patel, D. Pradhan and M. Hsiao, "Store Address Generator with On-Line Fault-Detection Capability," in IEEE Transactions on Computers, vol. 26, no. , pp. 1144-1147, 1977.