Issue No. 09 - September (1975 vol. 24)
C.V. Ramamoorthy , Department of Electrical Engineering and Computer Sciences and the Electronics Research Laboratory, University of California
There is an increasing use of error detectors and correctors in computer subsystems, such as parity detectors in memory modules and residue checkers in arithmetic units. Their fault tolerant characteristics are studied through the model of detector redundant systems. Their reliabilities and availabilities are analyzed and compared with those which do not have any such error detectors. The design of fault isolating and reconfiguring networks used in the implementation of such systems are developed.
Availability, critical reliability of detector, detector redundant system, hybrid (N, S), N-tuple modular redundant system, reconfiguration switch, subsystem, triple modular redundant system, validating gate.
C.V. Ramamoorthy, null Yih-Wu Han, "Reliability Analysis of Systems with Concurrent Error Detection", IEEE Transactions on Computers, vol. 24, no. , pp. 868-878, September 1975, doi:10.1109/T-C.1975.224332