The Community for Technology Leaders
Green Image
Issue No. 05 - May (1975 vol. 24)
ISSN: 0018-9340
pp: 567-570
D.H. Sawin , Communication/Automatic Data Processing Laboratory, U. S. Army Electronics Command
Fail-safe synchronous sequential machines produce safeside outputs when failures occur within the machine. This correspondence presents a procedure to design such machines using a modification of the on-set equation form originally presented by Tohma et al. [1] and later improved by Diaz et al. [2]. A systematic procedure for state assignment and next-state equation derivation, using partition theory, is presented. From this method an easily calculated upper bound on the number of gates required-to realize a fail-safe circuit is derived.
Fail-safe design, fault-detection, reliable design, state assignments, synchronous sequential machine design.

D. Sawin, "Design of Reliable Synchronous Sequential Circuits," in IEEE Transactions on Computers, vol. 24, no. , pp. 567-570, 1975.
81 ms
(Ver 3.3 (11022016))